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Hybrid Memristor-CMOS (MeMOS) based Logic
Gates and Adder Circuits
Tejinder Singh, Member, IEEE
Abstract—Practical memristor came into picture just few
years back and instantly became the topic of interest for
researchers and scientists. Memristor is the fourth basic two–
terminal passive circuit element apart from well known resistor,
capacitor and inductor. Recently, memristor based architectures
has been proposed by many researchers. In this paper, we
have designed a hybrid Memristor-CMOS (MeMOS) logic based
adder circuit that can be used in numerous logic computational
architectures. We have also analysed the transient response of
logic gates designed using MeMOS logic circuits. MeMOS use
CMOS 180 nm process with memristor to compute boolean logic
operations. Various parameters including speed, ares, delay and
power dissipation are computed and compared with standard
CMOS 180 nm logic design. The proposed logic shows better
area utilisation and excellent results from existing CMOS logic
circuits at standard 1.8 V operating voltage.
Index Terms—Memristor-CMOS (MeMOS) Logic, full adder,
logic gates, memristor based boolean logic.
I. INTRODUCTION
MEMRISTOR is the well known device now-a-days, thatcaptured the interest of researchers and scientists when
HP Labs realized a practical physical device in 2008. It all
started back when L. Chua in 1971 on the basis of symmetry
forefront, postulated memristor1 (short of memory resistor) as
the fourth basic fundamental circuit element. [1]–[6] Memris-
tor basically connects electric charge q and magnetic flux φ
as voltage V and current I is connected by resistor, magnetic
flux phi and current I by inductor and voltage V and charge q
is connected by capacitor. The relation charge q and magnetic
flux φ was missing as per Chua stated. Chua demonstrated that
memristors can be characterised by pinched hysteresis loop as
shown in Fig. 1. In theory the memristor term was extended
to memristive devices in 1976 by S. Kang. Characterisation of
memristors require two equations instead of one. [7]–[12]
In 2008, HP Labs realised memristor that consists of TiO2
thin film sandwiched between two platinum electrodes on
both sides. The response of the linear ion drift memristor is
shown in Fig. 1 for frequency ω0, 5ω0 and 10ω0. Now, after
few years of research, memristors are considered as one of
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Fig. 1. Pinched hysteresis loop of memristor represents the Current–Voltage
characteristics of a linear ion drift TiO2 memristor. ω0 is the frequency of
input signal under the applied voltage bias of v0 sin(ω0t). The respective
curves for 5ω0 and 10ω0 is shown.
the best alternative to current generation CMOS technology.
Memristors are basically the devices with varying resistance
that depends on the previous state of the device. Memristors
can be voltage or current driven. Memristors can be used for
memory implementation, where the logic bits are stored as
resistance states. Various applications has been proposed by
researchers recently that includes neuromorphic applications
and use in analog circuits.
One major area of interest is the logic computation by using
memristors. Researchers has proposed different methods of
logic computation. One of the primary methodology that is
most regarded is the material implication using memristor.
Some has proposed integration with CMOS logic to compute
various logical operations. Material implication logic shows
promising results but need more computational steps in per-
forming logic. The major constrain with material implication
is the designing of read/write circuits as the logic is completely
different from boolean logic. Moreover, it is not compatible
with current generation CMOS technology. [13]–[15]
Hybrid Memristor-CMOS logic is a hybrid of both mem-
ristors and CMOS. Using this implementation scheme, we
can compute logic and the outputs can also be represented
by voltage levels. We coined the term ‘MeMOS’ that better
suits Memristor-CMOS hybrid integration. In this approach,
AND and OR logic can be computed using the memristors
only and CMOS inverter is used to get NOT operation as the
operation NOT is not possible with memristors only.
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Many mathematical models of memristor presented by
researchers. We have chosen TeAM (Threshold Adaptive
Memristor Model) for our study as, the model has current
threshold parameters and provides realistic modeling for logic
implementation. Although, there are many proposed models
for logic computation but in our study we have kept the
voltage level at standard 1.8 V and designed logic gates and
thus full adder. We have also simulated the response of logic
gates and full adder with CMOS only by keeping the same
MOS parameters. This study will give a fair enough idea that
by using MeMOS logic, we can save much more area than
the current CMOS implementation require. There are different
approaches to design adder but we have chosen the most basic
one for the comparison sake. [16]–[20] Different advantages
and issues with this logic is also discussed in next sections.
The paper is organised as follows: Section II describes
the modeling of TeAM memristor model. The schemeatic
of AND and OR logic computation models are described in
Section III. Section IV describes the logic gates designing and
transient response analysis. Full adder circuit is described in
Section V and the comparison of parameters like delay, rise
time and fall time is given in Section VI followed by Section
VII which summarise the paper and future work is given in
the same section.
II. MEMRISTOR MODELLING
The memristor was postulated by L. Chua in 1971 based on
the symmetry forefront. The operation of memristor depends
on the history or the previous state of the device. The mem-
ristor is considered as varying resistor with varying resistance
as memristance M of device. The memristance M of the
memristor depends on the total current passed through the
device. When the voltage or current is removed from the
source, the memristor retains its state and by applying lower
value of voltage or current the previous state can be read
easily. [21]–[24] In 1976 L. Chua and S. Kang generalised the
concept of memristor to a broader class of nonlinear dynamical
systems. [25] They called these systems as the memristive
systems, the current-controlled, time-invariant memristor can
be described by the equations as [26]
v = R (w, i) i (1)
dw
dt
= f (w, i) (2)
where w is a set of state variables of the device and f and
R are the explicit functions of time. v and i are voltage and
current with respect to time respectively.
R (w/D)ON R (w/D)OFF
Fig. 2. Schematic of linear ion drift memristor as proposed by HP Labs
The most popular and common memristor model is the
Linear ion drift model that is based on the memristor char-
acteristics described by HP Labs in 2008. In linear ion drift
model, a device of physical width D is considered that has two
regions viz. dopes and undoped as shown in Fig. 2. A region
of width w has high dopants concentration. w also acts as the
state variable of the device. The dopants are oxygen vacancies
that are TiO2−x for the case of TiO2 based memristor. The
other region of width D − w is generally an oxide region
with the dopant with higher conductance than that of oxide
region with mobility of ions is described by µv . [27], [28]
The device is modelled as two series connected resistors. For
the assumption that linear ion drift is in uniform field and ions
have similar average ion mobility µv , the equations (1) and (2)
can be represented by [29]
v (t) =
(
RONw(t)
D
+ROFF
(
1− w(t)
D
))
i (t) (3)
dw
dt
= µv
RON
D
i (t) (4)
Equations (3) and (4) yields the following equation for state
variable w(t) as
w (t) = µv
RON
D
q (t) (5)
Plugging the values from equation (5) into equation (3), we
can compute the memristance of the system, for the condition
RON  ROFF that further reduces to the equation
M (q) = ROFF
(
1− µvRON
D2
q (t)
)
(6)
where, M(q) is the memristance of the memristive system.
To describe the physical behavior of the device, various
memristor models have been proposed. The models proposed
are mostly deterministic and mostly do not consider the
stochastic switching behavior. The threshold adaptive memris-
tor model as described in (7) demonstrates that the memristors
have a current threshold and have an adaptive nonlinearity. For
this model, the equation (2) becomes
dx (t)
dt
=

koff
(
i(t)
ioff
− 1
)αoff
· foff (x) for 0< ioff < i,
0 for ion < i < ioff,
kon
(
i(t)
ion
− 1
)αon
· fon (x) for i < ion < 0,
(7)
where the current threshold parameters are defined by ion and
ioff, αon and αoff parameters define the adaptive nonlinearity of
device, kon and koff are the fitting parameters of memristor, and
fon (x) and foff (x) are the window functions. The voltage of
the memristor model v described in equation (1) can be defined
for the threshold adaptive memristor model as per equation (7)
as [30]–[32]
v (t) =
(
RON + ROFF −ROFF
xoff − xon (x− xon)
)
· i (t) (8)
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i
off
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Fig. 3. Current–voltage characteristics simulated for TeAM model and Kvatin-
sky window using MATLAB memristor tool. The parameters used to plot are:
αon and αoff = 5, ion = −5.0 µA, kon = −0.001, aon = 2.3 nm, xon =
3 nm,RON = 100 : Ω,ROFF = 100 KΩ, ioff = 5.0µA, koff = 0.001, aoff =
1.2 nm, xoff = 0, and window function fon and foff are as given in eq (15).
where RON and ROFF are the minimum and maximum resis-
tance of the device respectively, and xon and xoff are the inter-
nal state variable x’s minimum and maximum allowed value
for the memristor. The current-voltage characteristics simu-
lated using TeAM model is shown in Fig. 3. We have chosen
the TeAM model for its explicit current-voltage relationship
and memristance deduction and it shows matching memristive
system definition as linear ion drift memristor model shows.
This model is more generic and provides accuracy comparing
practical memristive devices. [13], [33]–[36] The important
aspect of TeAM model is the existence of threshold because
it not only accurately characterises the Simmons tunnelling
barrier model but also various different memristor models.
The linear ion drift behaviour fit by threshold adaptive
memristor model can be given as
kon = koff = µv
RON
D
ion (9)
αon = αoff = 1 (10)
Linear ion drift memristors does not have any current
threshold hence the equation for ioff and ion approaches to
0 as [37]
ion = ioff → 0 (11)
x = D − w (12)
xon(off) = D(0) (13)
The window function of the TeAM model for the undoped
region state variable xon ≤ x ≤ xoff can be defined as
fon(off) = exp
{
− exp
( |x− xon(off)|
wc
)}
(14)
Based on the given merits of TeAM model, [38]–[42] we
have chosen this model for logic design integrated with CMOS
technology. From the fabrication point of view, memristors are
compatible with current generation standard CMOS technolo-
gies. The memristors are relatively smaller in size (≈ 3 nm)
and thus can be fabricated with the similar techniques used for
processing the in-between metal cross-layer via. Memristors
are basically thin oxide sandwiched in metal layers, whereas
the oxide shows memristive effect between electrodes. Mem-
ristors offer higher density of logic elements per unit area and
hence can be used to design much more logic functions on
same chip area.
III. LOGIC USING MEMRISTORS
From the modeling of memristor, it is clear that the mem-
ristors exhibit varying resistance when current flows into the
device or out of the device. The change in resistance ∆R with
respect to the direction of current flow i (t) is shown in the
Fig. 5. The thick black line in memristor symbol represents
the polarity of the device.
The basic boolean logic operations AND and OR can be
analysed using memristors. Although, many researchers have
reported the material implication logic using memristor but
that is not compatible with current generation CMOS process.
Material implication works on the state variable, the inputs
and outputs are the states of memristors instead of the voltages
that are required for signal propagation in CMOS process. So
to integrate memristor with CMOS and to work with same
voltage levels, there is a need of hybrid Memristor-CMOS
(MeMOS) logic.
In this logic, the voltages are used as logic state. Memristors
can only be used as computational element rather than com-
putational cum storage element as can be used using material
implication logic.
As per the current–voltage characteristics of memristor
shown in Fig. 1 and 3, the basic idea of using memristors for
logic computation is its property of varying resistance with
respect to the direction of current flow through the memristor.
Fig. 3 shows that the resistance of memristor varies depending
on the direction of current flow. By using this, we can create
a voltage divider circuit as reported in [6]. Fig. 4 shows the
schematic of two input OR and AND gate circuit designed using
memristors. We just need to change the polarity of memristors
to get the correct logic value.
Y
A
B
Logical OR Logical AND
M 0R
M 1R
Y
A
B
M 0R
M 1R
Fig. 4. Logical OR and AND operation using memristors as voltage divider
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Fig. 5 describes the computation of AND operation for all
input cases of a two input AND gate using memristors only.
For case A=1 and B=1, both the inputs are tied to VCC i.e.,
at logic 1. As described in Fig. 5(a), no current flow through
the circuit and the output in this case is logic = VCC or 1.
For the case of A=0 and B=0 as shown in Fig. 5(c) it can be
considered that the inputs are at logic 0, the output should also
be logic 0. Again there is no current flow through the circuit,
the same logic appears at output node Y. These two cases
are same for OR logic also. Even with the reverse polarity of
memristors, the output remains same.
For the case when any of input is at logic 1 and other at
logic 0 as shown in Fig. 5(b). In this case, input A=1 and
B=0 the current flows through VCC to GND. When current
passes from memristor MR0, the resistance of that memristor
increases to ROFF, the resistance of memristor MR1 decreases
to RON and current leave through GND node. Resistance of
memristors are ROFF  RON. By this way, we get two
resistors ROFF and RON with different values. Thus as per
the voltage divider rule, we get output Y=0 that completes the
logic for AND gate as per truth table shown in Fig. 5(d).
The calculation of output voltage at Y for the voltage divider
circuit can be determined as
Y = VCC × RONRON +ROFF (15)
ROFF is significantly higher than RON we can simplify the
equation as
Y = VCC × RONROFF  VCC ≈ GND (16)
When the polarity of the memristors MR0 and MR1 is
reversed, the circuit behaves as OR gate. For inputs A=0,
B=0 and A=1, B=1 the output Y get the value 0 and 1 as no
current flow through the circuit and the behavior remains same
as in the case of AND gate. Fig. 5 (d) shows the case when any
one of the input is at logic 1 and other at logic 0. Current flows
through the VCC towards memristor MR0. As the memristor is
in reverse polarity arrangement, the resistance of the memristor
decreases toRON and thus the voltage shows up at output node
Y=VCC. The output becomes logic 1 when any of the input is
at logic 1. The resistance of other memristor MR1 increases to
RON and the condition remains same ROFF  RON because
these are the fixed values. The output can be determined for
OR gate using the voltage divider rule as
Y = VCC × ROFFRON +ROFF ≈ VCC (17)
AND and OR gates can be implemented using memristors
only. By this topology, even ‘n’ input gates can be imple-
mented using memristors. But the primary issue is incomplete
logic family. Without NOT operation, it is not possible to
implement boolean functions. CMOS inverter can be used to
implement NOT operation. The CMOS inverter is designed
using 180 nm process technology. The operating voltage for
the CMOS inverter is 1.8 V. We kept the same parameter of
memristors as used to simulate the current–voltage character-
istics shown in Fig. 3. There is an advantage of using hybrid
Current Flow as per Eq. (9)
Output [ Logic ]Y = ~ 1
V
CC
Y
GND
ROFF
RON
ROFF >> RON
A
B
Current Flow = Nil
Output [ ]Y = ~V
CC
Current Flow = Nil
Output [ ]Y = ~GND
(a) (b)
(c) (d)
V
CC
V
CC
Y
Output = ~V
CC
A
B
Y
GND
GND
Floating
Output
A
B
Current Flow as per Eq. (8)
Output [ Logic ]Y = ~ 0
V
CC
Y
GND
ROFF
RON
ROFF >> RON
A
B
M 0R
M 1R
M 0R
M 1R
M 0R
M 1R M 1R
M 0R
Fig. 5. Logic computation using Memristors. VCC is considered as Logic
1 and GND as Logic 0. MR0 and MR1 memristors are used to demonstrate
2–input AND logic evaluation. (a) shows the case when both the inputs are
tied to VCC i.e., A=1 and B=1, the output is VCC = Logic 1. (b) represents
the case when any one of the input is at logic 1 and other at logic 0. In
this case, current flows from VCC to GND increasing the resistance of one
memristor (MR0) and decreasing the resistance of other memristor (MR1) as
shown. ROFF  RON and thus the output Y=0 can be computed using voltage
divider rule given in Eq. (8). (c) represents the case when both the inputs are
at logic 0 i.e., A=0 and B=0, the output Y=0 is floating and thus no current
flows in circuit. (d) shows the truth table for AND logic gate, where MR0 and
MR1 is treated as inputs A and B.
MeMOS logic in terms of level restoration. As per the voltage
divider, the output of the memristor based gate depends on the
value of ROFF and RON. Even if there is a large difference
in these two values then also the output degrades a little bit
as in the denominator term of equation (15) and (17), RON is
added with ROFF. In the case of different inputs, we get 0.996
VCC at output. Hence, while cascading memristor stages, the
output level decreases. PMOS is always tied to VDD, so when
signal pass through inverter, the logic level is retrieved. But
in certain cases, we need BUFFER to restore the logic level.
Static power dissipation, delay and large area consumption
are some of the primary trade-offs of integrating CMOS
with memristors. Memristor layer can be fabricated on top
of CMOS layer.
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IV. LOGIC GATES DESIGNING USING MEMOS LOGIC
As described in previous section, NOT operation is not
possible with memristors. So, to get the complete logic family
we should add CMOS inverter at the output of AND gate to
get NAND operation and similarly NOR operation can also be
implemented. The operating voltage is kept at same level of
1.8 V for all the designed gates. The schematic of NAND or
NOR gate (reversed memristor in this case) is shown in Fig. 6.
Similarly XOR gate can be designed using these approaches
as shown in Fig. 7
The transient response of designed XOR gate is shown in
Fig. 8. The delay d, rise time tr and fall time tf is kept at
1.0 ps. Pulse signal with width of 1.0 ns is given at input.
Cadence Virtuoso is used for designing the schematics and
Spectre simulator is used to plot the transient response. The
output shown for different gates is logically correct except
XOR or XNOR gate.
Designing of XOR or XNOR gate leads to logic degradation
as shown in Fig. 8. The reason of degradation is explained
in the previous section, it is because of the voltage divider
circuit. As designing an XOR or XNOR gate needs cascaded
stages as shown in the schematic of XOR gate in Fig. 7, in
VDD!
VSS!
Y = A B
M0
M1
A
B
M 0R
M 1R
Fig. 6. Schematic of NAND gate using Hybrid Memristor-CMOS logic. The
memristors are in the configuration to provide AND operation and CMOS
NOT gate is used at the output to get NAND operation.
Y
B
A
VDD!
VSS!
M0 M1
M2 M3
M 1R
M 0R
M 2R
M 4R
M 3R
M 5R
Fig. 7. Transient response of XOR gate till 4 nm using Hybrid Memristor-
CMOS logic shows degraded output due to the cascading of stages in
XOR implementation. The logic can be levelled by using a buffer.
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time (ns)
0 1 2 3 4
Fig. 8. Transient response of XOR gate. The output of XOR gate is levelled
using a buffer showing correct logic output. The output of NAND is taken by
using a NOT gate in front of AND gate.
this case a BUFFER can be used to restore the level of output
voltages. The output of XOR or XNOR gate with BUFFER at
output is shown in Fig. 8. The level after adding BUFFER is
restored at VCC ≈ 1.8 V. Although, even in CMOS process,
cascading stages need BUFFER for level restoration but with
extra area overhead.
By using MeMOS logic gates, any digital logic circuit can
be implemented. We have evaluated the transient response of
the these gates with the CMOS logic and found that the gates
designed with MeMOS logic shows improved performance.
A. Adder Circuits
Using the gates designed using MeMOS logic, we can
further extend the circuits towards the basic building block of
any computation i.e., adder logic. Adders are used in different
configurations to perform addition, subtraction, multiplication
or division of bits. In this section, we have reported half adder,
full adder and 8-bit adder circuit. Fig 9 shows that by adding
S
B
A
VDD!
VSS!
M0 M1
M2 M3
M 2R
M 1R
M 3R
M 5R
M 4R
M 6R
M 7R
M 0R
C
OUT
Fig. 9. Half Adder circuit implementation using Hybrid Memristor-CMOS
logic. The circuit consumes same areas as of one XOR gate with the inclusion
of just two additional memristors.
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B
A
VDD!
VSS!
M0 M1
M2 M3
M 2R
M 1R
M 3R
M 5R
M 4R
M 6R
M 7R
M 0R
S
CIN
M4 M5
M6 M7
M 13R
M 12R
M 14R
M 16R
M 15R
M 17R
M 11R
C
OUT
M 8R M 9R
M 10R
VDD!
VSS!
Fig. 10. Full Adder circuit implementation using Hybrid Memristor-CMOS logic. The circuit is implemented with 8 MOSFETS. BUFFER is required at the
outputs to correct the logic degradation problem.
just two memristors in the circuit of XOR gate, half adder can
be implemented.
In Fig. 7, memristor MR0 and MR1 completes an AND gate
operation that is same with the memristor MR4 and MR5, while
memristor MR2 and MR3 fulfils an OR gate. Thus connecting
it in a standard fashion that leads to XOR gate implementation.
From the XOR gate, we can add one more AND gate at the end
of XOR gate to form half adder as shown in Fig. 9. In this the
memristor MR0 and MR7 forms AND gate after the XOR gate
to complete the half adder operation. Similarly, A one bit full
adder circuit using MeMOS logic is shown in Fig. 10 that is
designed using two similar half adders and memristors MR0
and MR11 act as OR gate in the circuit to fulfil the CARRY
operation. The transient response of the adder circuit is shown
in Fig. 11.
B. Advantages over Implication Logic
Material implication recently get hype when using mem-
ristor based IMPLY can perform all logic tasks. [23], [24]
Although, circuits designed using IMPLY gate shows sig-
nificance advantages like high speed operation, smaller area
overhead and lower power consumption but except just the
circuits, IMPLY operation works on internal state resistance
of memristors. External read/write circuitry is required to
implement IMPLY based logic to current generation CMOS
logic a circuit is required to convert memristor’s state into
voltage levels for further computation. The read/write circuitry
consumes much more area because of complete CMOS imple-
mentation and then due to extra circuitry, it leads to overall
performance degradation of the circuit due to bottlenecks of
CMOS technology.
MeMOS logic uses hybrid of both the technologies. The
major advantage of using MeMOS logic is to integrate the
circuits with different circuits designed by CMOS logic only.
Then the input/output signals work on same voltage level
that is acceptable by CMOS logic, hence the need of extra
circuity diminishes. Although, it consumes more area than
IMPLY logic based circuits but considering external read/write
circuitry in IMPLY logic, MeMOS logic still has advantages
over CMOS logic and close to IMPLY logic. For Full adder
circuit, two half adders are cascaded to get the desired full
adder circuit. The performance is analysed for the given
circuit.
The critical path can examine all the transitions. In Fig. 9,
the circuit is designed that is almost identical to XOR gate. The
circuit area is totally similar to XOR gate designed using hybrid
memristor-CMOS logic as shown in Fig. 7, but the circuit act
like as half-adder. Thus with full adder circuit implementation,
by using just 8 MOSFETs the adder circuit works as desired.
The degradation problem can be solved by adding BUFFER
at the output.
V. PERFORMANCE ANALYSIS
Transient response of MeMOS based adders are computed
and various parameters like rise time, fall time, delay are anal-
ysed and compared with current generation CMOS technology.
Table I shows the performance analysis of various logic gates
using MeMOS logic and Table II shows the performance
analysis of gates using CMOS logic.
The performance is analysed for full adder circuit as shown
in Fig. 11. Transient analysis is simulated for all the possible
combinations of the circuit. The Top three waveform shows
signal A, B and Cin and the result is plotted or Sum and Carry
Signal as shown in Fig. 11
The major problem with the linear ion drift model is the
non-stabalized output parameters. That is the level degradation
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Fig. 11. Transient response of full adder circuit for all possible combinations.
Half adder is designed using XOR gate for SUM and AND for CARRY out.
The level degradation can be approximated due to the voltage
divider circuit and thus the TEAM model is preferred to raise
the output level of the signal.
In full adder transient analysis there are very slight glitches
that are due to CMOS technology used. Memristors alone
provides near ideal transient response for the circuit.
Delay and Rise time/fall time of the circuits are extracted
for the given transient response is Tr = 43.71 ps, Tf = 22.43
ps. The delay calculated is 98 ps for half adder circuit.
The normalised power for the half adder for all possible
combinations is 8.07. For full adder circuit, the Tr = 82.12
ps and Tf = 34.1 ps. The delay analysed is 213.3 ps for full
adder circuit. The normalised power for the full adder for all
the possible combinations is 17.87 µW.
The four bit adder is designed using 4 one bit full adders
and then two four bit adders are cascaded to implement the
8 bit adder. The performance parameters for 8 bit Full adder
are extracted as Tr = 114.2 ps, Tf = 78.7 ps, Delay = 371.3
ps for worst case and normalised power = 52.7 µW.
For Hybrid Memristor-CMOS logic, the layout for the
circuits designed completely with CMOS logic and for the
possible implementation of Hybrid Memristor-CMOS logic.
Fig. 12 shows the implementation using CMOS 180 nm
process technology. For the sake of comparison, the AND gate
required 6 MOSFETs but in the case of hybrid memristor-
CMOS logic, there is no any MOSFET required. Hence, even
for n-input AND or OR gate, there is much saving in area as
memristors can be implemented over the top of MOSFETs and
through interconnects the gates can be connected together.
The layout of CMOS full adder is shown in Fig. 12. In
the Fig. 12(a), the full adder circuit is shown. In Fig. 12(a),
the reduced number of MOSFETs are only required for the
implementation of full adder circuit. Fig. 12(c) shows the
possible layout of hybrid memristor-CMOS logic circuit with
Memristor Layer
on Top of Poly-Si
AND-OR
Gates
(a)
(b) (c)
Fig. 12. (a). Layout of CMOS based full adder circuit using standard 36
transistor approach. Due to the design complexity inputs A, B and Cin, outputs
SUM and Cout are connected with Metal2 layer. Power and ground rails are
also connected with Metal2 layer. (b). Layout of CMOS layer if used for
hybrid memristor-CMOS logic base implementation. The area of CMOS layer
can be reduced by approximately 4x. (c). Possible layout design of memristor
layer on top of polysilicon layer of MOSFET. The connections can be made
using vias. Many AND and OR gates can be implemented just on the polysilicon
layer of a MOSFET.
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Fig. 13. Proposed Multiplier architecture using hybrid memristor-CMOS logic
as described. All the adders and gates are defined using MeMOS logic.
memristor layer on top of CMOS layer.
Memristors are connected on the poly-silicon layer on top
of MOSFET’s gate. The connection with the gate can be
done with the help of vias. Two memristors are required
for the computation of AND and OR function, that is shown
in Fig. 12(c), lot of complex functions can be implemented
that take the area similar to one MOSFET. Hence, it can
further help in the reduction of area and implement more logic
functions per unit area of chip.
Hybrid Memristor-CMOS logic based gates and adder ar-
chitectures are designed using Cadence Virtuoso and the per-
formance parameters are analysed. The results are acquired for
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all logic gates, half adder, full adder and 8-bit full adder. The
comparison is done with current generation CMOS technology.
The parameters of MOSFETs, Memristors and supply voltages
are kept constant for fair comparison in between these two
logic families. The advantages and disadvantages of these logic
families are discussed in previous sections. The IMPLY logic
family is not included in analysis due to the highest number
of computational steps required for any boolean functions.
The extracted performance parameters of various gates and
adder circuits are given in Table I for Hybrid memristor-
CMOS logic and for CMOS logic the parameters are given
in Table II. The required number of transistors in both logic
families are given in Table III and IV for hybrid memristor-
CMOS logic and for CMOS logic respectively. The parameter
comparison of adder circuits with CMOS logic is shown in
Table V
A. Comparison between logic families
1) Speed: In general, the total calculation time for any
logic computation is Hybrid memristor-CMOS logic < CMOS
logic. From the parameters like rise time, fall time and delay,
hybrid memristor-CMOS logic seems prominent than CMOS
logic. NOT gate is used for NOT function in both the logic
families, the maximum speed limit in hybrid memristor-CMOS
logic is due to NOT gate.
TABLE I
PERFORMANCE ANALYSIS OF LOGIC GATES AND ADDER CIRCUITS USING
HYBRID MEMRISTOR-CMOS LOGIC.
Logic Rise Time Fall Time Delay Dyn+Sta
Component (Tr) (Tf ) d Power
NOT 23.3 ps 14.1 ps 18.70 ps 0.5 µ
AND 02.2 ps 00.8 ps 1.50 ps 1.50 µ
OR 02.1 ps 00.8 ps 1.45 ps 1.51 µ
NAND 23.4 ps 19.1 ps 21.25 ps 1.82 µ
NOR 28.1 ps 14.2 ps 21.15 ps 1.83 µ
XOR 40.4 ps 20.8 ps 30.60 ps 2.08 µ
XNOR 40.1 ps 22.1 ps 31.11 ps 2.41 µ
Half Adder 43.7 ps 22.4 ps 98.05 ps 8.07 µ
Full Adder 82.1 ps 34.1 ps 212.3 ps 17.87 µ
8bit FA 114.2 ps 78.7 ps 371.3 ps 52.71 µ
TABLE II
PERFORMANCE ANALYSIS OF LOGIC GATES AND ADDER CIRCUITS USING
CMOS LOGIC.
Logic Rise Time Fall Time Delay Norm.
Component (Tr) (Tf ) d Power
NOT 23.3 ps 14.1 ps 18.70 ps 5.41 µ
AND 35.0 ps 18.7 ps 26.85 ps 19.28 µ
OR 29.4 ps 27.6 ps 28.51 ps 19.63 µ
NAND 47.8 ps 20.9 ps 34.35 ps 10.69 µ
NOR 50.7 ps 17.2 ps 33.90 ps 10.88 µ
XOR 83.9 ps 48.3 ps 66.02 ps 47.81 µ
XNOR 78.8 ps 50.4 ps 64.61 ps 43.61 µ
Half Adder 85.2 ps 47.8 ps 126.2 ps 58.32 µ
Full Adder 96.4 ps 54.2 ps 342.7 ps 117.3 µ
8bit FA 183.1 ps 106.5 ps 586.2 ps 0.98 m
TABLE III
MOSFET AND MEMRISTOR COUNT FOR LOGIC GATES USING HYBRID
MEMRISTOR-CMOS LOGIC AND CMOS LOGIC.
Device NOT AND OR NAND NOR XOR XNOR BUF
Hybrid Memristor-CMOS Logic
MOSFETs 2 0 0 2 2 4 4 4
Memristors 0 2 2 2 2 6 6 0
CMOS Logic
MOSFETs 2 6 6 4 4 12 12 4
B. Area Utilisation
For the assumption that memristors are smaller than MOS-
FETs, thus the area utilisation is hybrid memristor-CMOS
logic < CMOS logic. This new logic ushers in the area saving
because the memristors considered for analysis is of width
= 3 nm which is way smaller than width = 180 nm of a
MOSFET. Memristors can possibly be implemented on the
polysilicon layer of a MOSFET, thus a single MOSFET can
be a house for many memristors. Many complex functions can
be implemented under the area of a single MOSFET whereas
in CMOS logic much more transistors are required for the
computation of similar function. The layout of full adder is
demonstrated to compare the number of MOSFETs required
for both logic families. There is a reduction of around 47% in
area if Hybrid Memristor-CMOS logic is used.
C. Controller Complexity
The only logic family that required an external read/write
controller is the IMPLY logic family. Because, IMPLY logic
family requires internal states for read/write operation, there
is a need to convert this internal states viz. resistances into
its equivalent logic states to implement with CMOS. Hence,
controllers are required that takes a lot of area and can further
reduce the speed of IMPLY logic.
For Hybrid memristor-CMOS logic and CMOS logic there
is no any extra read/write circuit is required. The primary
purpose of this hybrid memristor-CMOS logic is to build a
new logic family that can be integrated with current generation
of CMOS technology.
D. Power Dissipation
Generally, current generation CMOS process consumes
more power due to the constant connection of supply voltage
TABLE IV
MOSFET AND MEMRISTOR COUNT FOR ADDER CIRCUITS USING HYBRID
MEMRISTOR-CMOS LOGIC AND CMOS LOGIC.
Device Half Adder Full Adder 8-bit Adder
Hybrid Memristor-CMOS Logic
MOSFETs 8 16 128
Memristors 8 18 144
CMOS to Memristor Layer Transitions
VIAs 5 10 80
CMOS Logic
MOSFETs 14 34 272
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TABLE V
COMPARISON OF PARAMETERS OF HYBRID MEMRISTOR-CMOS LOGIC
WITH CMOS TECHNOLOGY
Parameter Half Adder Full Adder 8-bit Adder
Area Utilisation 57.2% 47% 47%
Included BUFFERS 50% of total area
Performance 2.2x CMOS
Complexity Greater than CMOS
that induce static leakage. However, in hybrid memristor-
CMOS logic, static leakage is there. The case is not same with
IMPLY logic, however, controllers will be having MOSFETs
that means if seen from a broader viewpoint, complete archi-
tecture including read/write circuits, there is a static power
dissipation [7].
Static power dissipation can be further reduced by well
known techniques like clock gating or multi threshold CMOS.
Static power dissipation is not a major concern for the average
power, the maximum power dissipation is the dynamic power,
that is due to the transitions. Power is computed for signal
that have maximum transitions. The power is normalised for
memristors because the computation of power is not the same
as of CMOS [43], [44].
E. Versatility
Till now CMOS logic is the most versatile logic, as it
offer many different ways to design the circuit or architecture
according to the needs of complete system. But as with
the Hybrid memristor-CMOS logic, the versatility increases,
because the memristor layer on top of CMOS layer, adds
advantage to compute some of the functions of a separate layer
and the results can be taken directly from that layer.
In the previous section, the full adder is designed in the
same way, the SUM is computed with the help of CMOS
and memristor layer, through VIAs the signal gets exchanged
but the CARRY is computed entirely on memristor layer,
because the AND and OR gates are required for CARRY can
be implemented in memristors only.
F. Further Improvements
In Hybrid memristor-CMOS logic, the speed is mostly
dependent on the working voltages provided that are mostly
determined by the threshold voltages. Hence, memristors with
higher current threshold value are faster but consumes more
power.
In terms of the area utilisation, if the speed is a primary
concern, current threshold should be high, thus there is a re-
quirement of more BUFFERs that affects the area requirement
of hybrid memristor-CMOS logic.
Power is usually dominated by the applied voltages, that can
be chosen as per the current threshold. One method to reduce
power dissipation is to add more BUFFERs with CMOS logic
gates, BUFFERs can reduce static power dissipation as well
as dynamic power dissipation as BUFFERs eliminated the
glitches. But the compromise in terms of area is there. Static
power can be completely eliminated by adding BUFFERs after
each successive hybrid memristor-CMOS logic state.
VI. CONCLUSION
In this work, we have studied the models of memristors
and its application in logic circuits. We used TeAM model to
implement Hybrid Memristor-CMOS (MeMOS) based logic
architectures. The degradation factor using linear ion drift
model is also considered and thus by using TeAM model.
Logic gates are designed with CMOS 180 nm process tech-
nology. Adder circuits are designed and the performance
is analysed and compared with current generation CMOS
180 nm technology. Area utilisation using IMPLY logic and
proposed logic is also compared. Possible layout configuration
of MeMOS logic is also described. This paper opens the
possibility of newly developed memristor for logic circuits.
Based on the excellent performance of adder circuits, this work
can be extended further on complex logic architectures like
multipliers and many more.
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